Abstract: ADC and DAC designers spend much time running long simulations that verify functionality and performance of their designs. Some converter designs contain many nominally identical cells (e.g.
Abstract: In this work, a genetic algorithm, implemented in the Python programming language, is developed to model a DCDC buck converter in discrete-time. The modeling is performed and validated using ...
Some results have been hidden because they may be inaccessible to you
Show inaccessible results