Abstract: In this paper we discuss improvements in bit reduction techniques in a parallel multiplier and the use of a final adder which is optimized for the uneven signal arrival profile. Different ...
Some results have been hidden because they may be inaccessible to you
Show inaccessible results