Abstract: This paper proposes a fractional-N dual-feedback phase-locked loop (DFPLL) architecture featuring a Class-Cdriven FBAR oscillator and harmonic mixer(HM ...
Some results have been hidden because they may be inaccessible to you
Show inaccessible results